Comprehensive power, signal supply and testing devices for convenient experiments. Experiments are expandible and flexible with universal breadboard. All supply units are equipped with overload protection for safety purpose. All modules equipped with 8-bit DIP switch for fault simulations. Individual storage cases for all modules to be easy kept and carried. Including Computer - based Training.
Related Products. A: This is a simple question based on network analysis. Different concept are used in both first and se Q: Design a voltage regulator that will maintain an output voltage of 10 V across a lk2 load with an in Q: Find the equivalet resistance between a and b.
Q: Find 1-the value of pulse dispersion per unit length 2-maximum Bandwidth on nannel ,if you have a mu Q: Q1 A 6 pole, lap wound DC shunt generator has an armature resistance of 0. A: According to question: a The total load current is calculated as 1 10KW heater. A: First we will convert the block diagram. The diagram can be redrawn as. Q: Find the form factor of the given graph:. A: Referring to the given signal, it represents the triangular half wave and the rms value for the tria In K-map except Q: A 15 uF capacitor is charged to a potential of V.
The capacitor then discharged through a parall Q: Please, I want solution in 10 minutes. The electric field is applied to make th Q: compare the analog voltage divider method for handling switches versus the multiplexer method. In pa Q: Q4 Find the nodal voltage in the circuit shown? Q: What is the magnitude of the current in the 20 0 resistor? Q: A long-shunt compound generator delivers a load current of 50 A at V and has armature, series fi Realize the same using NAND g Q: A kV, 50 Hz supply is fed to a rectifier ammeter using a bridge rectifier through a capacitor Q: II.
The following figure shows a class AB amplifier. A: Dear student you posted a question with multiple sub-part. We will solve few part for you. The output can be controlled by X. In case negative logic is used the output will be reversed. It to equivalent to a positive logic AND gate. Insert connection clips according to Fig. U1a and U1b will be used in this section. Follow the input sequences below and record the outputs.
Measure and record the input and output waveforms. U2a and U2b of Module KL block d will be used in this section. Follow the input sequences below and record output F.
U3c of Module KL block d will be used in this section. Follow the input sequences below and record outputs. Connect F6 to C2 with a test lead. Connect output F? U1 a of Module KL block d will be if this section. Follow the input sequences below and record the 0 1 2 3 A2 0 0 1 1 A1 0 1 0 1 F1 2.
U2a of Module KL block d will be used in this section. U4a of Module KL block d will be used in this section. Connect TTL level 1OHz square wave to C4, observe and record inpuU output waveforms under the following conditions with an oscilloscope.
Phase relationship between input and output waveforms should be compared when square waves are added. The high state voltage F1 should be approximately 4. Measure U1 a. Connect inputs A 1, A2 and measure F1 again. Determine possible faults. Input states of A 1. A2, Connect F3 to L 1 and the output remains "1".
Input states of A3. A4, Connect F4 to L2 and the output remains "0". Construct the circuit shown below and measure waveforms at A, 8, C. Try adjusting the input frequency at A so that the output frequency at C is twice the input frequency. What's the input frequency range? Refer to Fig. Are they identical? Determine truth tables for both circuits.
AND gate. OR gate 3. NOT gate 2. What logic function does the circle at the output of Fig. AND gate 3. Trigger table 2. Truth table 3. Specification table 4. NOR gate 3. NAND gate 5. Which figure represents an OR gate? Figure a 2. Figure b 3. Figure c 6. NOT gate. NAND gate 7.
In Fig. Ground 2. Supply voltage 3. NAND gate 3. AND gate Their specifications are shown below in Fig. Table Fig. This is why we must carefully review the data books before constructing any interface circuits. The range of Rx is 0 "'4. U1a is a Standard series TTL gate which will be used in this section of the experiment. Using the multimeter, adjust resistance of R14 to,2. Connect output of F1 to input of USa. Connect F1 to R13, Vee to R14 with connection clips.
U7a-U7c on block e of Module KL will be used in this section. Measure and record Y8; A 1; F1. Repeat the measurements. The addition of a resistor to the output of a TTL gate will increase its output voltage, as well as its tolerance to noise interference. When the output state of CMOS is "1 ", its minimal output voltage is roughly 4. On the other hand, the minimal input voltage requi rement of TTL is about 2V so there is 2.
Did Vo increase when the LED is turned on? Construct the circuit of Figure b and repeat measurements of Vo. Did Vo increase? Which of the followings consume the most energy? Transistor 2. CMOS 2. Which series of TTL gate has higher speed? They have equal speed 3. Quit 2. Add an inverter 3.
Increase the current 4. Add an inverter 2. Add a resistor 3. Remove a resistor 5. Direct drive is possible 2. Impossible 3. Comparator Constructed with Basic Logic Gates b. Truth Table Measurements b. Constructing a 4-to-2 Encoder with Basic Gates b. Constructing a 2-to-4 Decoder with Basic Gates b.
Constructing a 2-to-1 Multiplexer b. Using Multiplexers to Create Functions c. Constructing a 2-output Demultiplexer with Basic Logic Gates b. Analog Switch Characteristics b. Its output will correspond only to the current input, previous inputs and outputs can't influence the current output. Therefore the output of any s? The input variable could be either higher or lower than the output variable but both are binary signals, or "0" and "1".
Assuming there are "n" input variables, there will be 2 possible input combinations, each with one corresponding output combination. Before designing and constructing a combinational logic circuit the following information should be taken into consideration: 1.
Truth tables of logic gates 2. Boolean Function 3. Karnaugh Map 4. XOR gate 4. Open-collector gates 5. Tristate gate 6. Arithmetic circuits 7. Encoder and decoder circuits 8. Multiplexer and demultiplexer circuits 9.
We will attempt to construct various logic gates in this experiment by connecting NOR gates in different ways. U1 a of Fig. Does the circuit act as a NOT gate? Insert a connection clip between A and B. Use U 1 a and U1 c to construct a buffer shown on the left side of Fig. Insert connection clips between A Does the circuit act as a buffer?
Insert connection clips between F
0コメント